A high step-up dc-dc converter is proposed for photovoltaic power systems in this paper. The proposed converter consists of an input current doubler, a symmetrical switched-capacitor doubler and an active-clamp circuit. The input current doubler minimizes the input current ripple. The symmetrical switched-capacitor doubler is composed of two symmetrical quasi-resonant switched-capacitor circuits, which share the leakage inductance of the transformer as a resonant inductor. The rectifier diodes (switched-capacitor circuit) are turned off at the zero current switching (ZCS) condition, so that the reverse-recovery problem of the diodes is removed. In addition, the symmetrical structure results in an output voltage ripple reduction because the voltage ripples of the charge/pump capacitors cancel each other out. Meanwhile, the voltage stress of the rectifier diodes is clamped at half of the output voltage. In addition, the active-clamp circuit clamps the voltage surges of the switches and recycles the energy of the transformer leakage inductance. Furthermore, pulse-width modulation plus phase angle shift (PPAS) is employed to control the output voltage. The operation principle of the converter is analyzed and experimental results obtained from a 400W prototype are presented to validate the performance of the proposed converter.
I. INTRODUCTION
Recently, photovoltaic (PV) power systems has become an attractive candidate due to the increases in energy demand and the concern over environmental pollution around the world. Various kinds of configurations are being developed in grid-connected systems. Generally, a system can be employed as a small-scale distributed generation (DG) system, where the most important design constraint of the PV DG system is to obtain a high voltage gain. For a typical PV module, the open-circuit voltage is about 21~28 V [1] , [2] . However, the public DC bus voltage is usually set to 200V or 400V [3] , [4] . Therefore, a high step-up dc-dc converter with a high voltage conversion ratio, a low input-current ripple, a low output-voltage ripple and a high efficiency is required to realize the grid-connected function and to achieve a low total harmonic distortion (THD).
Until now, various current-fed step-up conversion topologies have been proposed in photovoltaic (PV) power systems [6] - [10] . These topologies have desirable advantages such as a high voltage conversion ratio, a low input current ripple, a high power capability and galvanic isolation between the input and output sides. However, they have a common serious problem caused by the leakage inductance of the transformer. It is well known that converters with a power transformer suffer high voltage surges across the switches in current-fed topologies such as the current-fed push-pull converter, current-fed full-bridge converter and current-fed half bridge converter. Thus, a snubber circuit is required to absorb the surge energy to protect the switching devices from a permanent breakdown. Moreover, in current-fed power conversion topologies, the snubber circuit has to accommodate the entire boost current until the transformer leakage inductor current is built up to the level of the boost inductor current. Hence, a well-designed snubber circuit is essential for solving these problems. However this greatly increases the circuit design complexity and cost. Most importantly, because the rectifier diodes are turned off at hard switching, the exiting reverse-recovery problem will shade the efficiency improvement [11] - [14] .
Many voltage-fed converters have also been proposed with step-up dc-dc topologies for high gain [15] - [19] . However, these voltage-fed converters may not be optimal due to a large input current ripple, which is not beneficial for MPPT control. Reducing the input current ripple in a voltage-fed converter requires an additional LC filter across the photovoltaic cell stack, which lowers the power efficiency. Additionally, a high frequency transformer with a high turns ratio is required, which increases the voltage stress on the primary elements, and imposes a heavy penalty on the efficiency. As with the current-fed topologies, the reverse-recovery problem is not solved.
Based on those considerations, some resonant converters have been proposed [20] - [22] . However, some disadvantages prevent their popularity. Even the dual resonant circuit applications in [20] , [21] produce a double output voltage, and two windings are required for the transformer which results in design complexity and a bottleneck for power density. The authors of [22] provide an ingenious method to achieve a high step-up through a resonant circuit. Unfortunately, the primary inverter bridge fails to realize the soft switching and a transformer with a high turns-ratio is required. Recently, a novel class of resonant converters including the serial resonant converter (SRC), parallel resonant converter (PRC) and series parallel resonant converter (SPRC, also known as an LCC resonant converter) has been developed [23] - [25] . By adjusting the frequency, these resonant circuits can realize ZCS for all of the rectifier diodes, and voltage/current spikes can be suppressed in the primary switches due to a sinusoidal current though the switches instead of a square current. In addition, these circuits enjoy a relative high efficiency. However, some drawbacks limit their wide application:
1) The drifting of component parameters such as the transformer parasitic parameters including the stray inductors in wires and the layout of components can lead to difficulties in resonant loop design. 2) For the SRC, the large frequency change to maintain the output regulation becomes a serious drawback especially in no load or light load conditions. For the PRC, the light load efficiency is very low.
3) The conversion ratio is confined. For the SRC, the maximum is 1. For the SPRC, the design complexity is increased when compared to SRC or PRC. As a result, high turn ratio transformers are required to attain a high gain, which shades their advantages. 4) At the same power factor, the amplitude of the sinusoid current is 3~4 times the square current. This introduces the main switches to a serious radio frequency interface (RFI) problem.
To solve above problems mentioned, a novel isolated converter with an input current doubler, a resonant switched-capacitor circuit and an active-clamp circuit is proposed in this paper. The operation of the proposed converter is analyzed in section II, and the control scheme is described in section III. Then, the performance is discussed in section IV. Finally, some experimental results and waveforms are presented to verify the performance of the proposed converter in section V.
II. PROPOSED CONVERTER AND OPERATION PRINCIPLE
The proposed converter and its simplified circuit model are shown in Fig. 1 . It is composed of a current doubler and a switched-capacitor circuit. The current doubler circuit is plotted in the left dashed block of Fig. 1 . Two out-of-phase pulses with an adjustable width are supplied to drive the main switches S 2 and S 4 . The auxiliary switches S 1 , S 3 are driven complementarily by the main switches S 2 , S 4 , respectively. The inductors L 1 , L 2 are connected to the main switches S 2 , S 4 , respectively. The active-clamp circuit is composed of the clamp capacitor C c and the auxiliary switches S 1 , S 3 . The switched-capacitor circuit is plotted in the right dashed block of Fig. 1 , which is composed of the rectifier diodes D 1 , D 2 , D 3 , D 4 and the capacitors C 1a , C 1b , C 2a , C 2b . This circuit provides two complementary series-resonant loops to achieve the ZCS turn-off for all the rectifier diodes. One loop is the transformer leakage inductance L lk resonating with C 1a , and the other loop is the transformer leakage inductance L lk resonating with C 1b .
By adding a different number of the SC blocks, which functions as a rectifier, as shown in the dotted box in Fig.1(c Table I .
From Table I , it can be concluded that the proposed SC rectifier benefits in terms of the turn ration of the transformer when compared with conventional rectifiers. Meanwhile, lower voltage stress of the diodes, soft switching realization for the diodes and less output voltage ripple make the proposed SC rectifier a better candidate for rectification.
To analyze the stead-state operation of the proposed converter, several assumptions are made during one switching period T s .
1) The magnetizing current is nearly zero because the magnetizing inductance is relatively large and bi-directionally excited. Therefore, the magnetizing inductance can be neglected and the transformer T is modeled as an ideal transformer with a leakage inductance L lk . The steady-state operation of the proposed converter during one switching period T s can be divided into ten stages. The equivalent circuits and the key waveforms in each operation stage are described in Fig. 2 and Fig. 3 , respectively. Stage 1 [t 0 , t 1 ]: At t 0 , S 4 is turned on. Then, the inductor current i L1 flows through S 4 , and the inductor current i L2 flows through S 2 . Since both of the main switches S 2 , S 4 are in the on-state, the primary voltage ν p of the transformer is zero. In addition, both the primary current of the transformer i p and the secondary current of the transformer is are zero. Then, the inductor currents i L1 , i L2 increase linearly as follows:
Where, V in is the output voltage of a photovoltaic battery. Stage 2 [t 1 , t 2 ]: At t 1 , S 2 is turned off. i L2 begins to discharge C s1 and charge C s2 linearly. After i L2 fully charges C s2 to V Cc , and C s1 discharges to 0 V, it flows through the anti-parallel diode of the switch S 1 . Therefore, the zero voltage across S 1 is maintained, and the switch S 1 can be turned on at ZVS in the next stage.
During this stage, the input power is transferred to the output side. Since the voltage across the primary winding of the transformer is ν p =-V Cc , the secondary winding voltage is: 
Here, i s , ν C1a and ν C1b are obtained as follows:
Where, I s,peak is the peak current of the secondary transformer. The angular frequency ω r and the resonant impedance Z r are given by:
i Cc can be easily obtained as:
Stage 3 [t 2 , t 3 ]: At t 2 , S 1 is turned on while its body diode conducts. Hence, the switch S 1 is turned-on at the ZVS condition. i L1 increases continuously as in (1), and i L2 decreases linearly as follows:
satisfy (6) (7) (8) (10) 6 , S 4 is turned off. In addition, i L1 begins to charge C s3 and discharge C s4 linearly. After i L1 fully charges C s4 to V Cc and discharges C s3 to 0 V, it flows through the anti-parallel diode of the switch S 3 . Therefore, the zero voltage across the switch S 3 is maintained, and the switch S 3 can be turned on at ZVS in the next stage.
Like stage 2, during this stage, the input power is transferred to the output side. Since the voltage across the primary winding of the transformer is ν p = V Cc , the secondary winding voltage is:
There are two resonant loops. One loop is formed by C 1a , D 3 , C 2a , L lk . C 1a and ν s . It charges C 2a in series. The other loop is formed by C 1b , D 2 , L lk and ν s . C 1b is charged by ν s . Since the output capacitors C 2a , C 2b are sufficiently large when compared to the resonant capacitors C 1a , C 1b , the capacitors of the two resonant loops can be equivalent as C 1a , C 1b , respectively. The state equations can be written as follows:
Here, C 1a is equal to C 1 , and C 1b is the same as C 1a . Consequently, ν C1a and ν C1b can be derived as: Fig. 3 . Key waveforms of the proposed converter. 
By combining (18) and (20), I s,peak is obtained as:
Stage 10 [t 9 , t 10 ]: At t 9 , switch S 3 is turned off at ZVS. Similar operation stages work in the rest of the stages in a switching period.
In the operation analysis discussed above, the duty cycle D is more than 0.5. When D is less than 0.5, the operation analysis is similar but the switching sequence is different. The switching sequences of two cases are summarized in Table II. It should be pointed out that the bottom switches S 2 , S 4 cannot achieve ZVS turn-on in this topology. However, this issue can be solved by adding an auxiliary circuit. The boundary condition will be derived and discussed in future works due to page limitations.
An operation analysis of the switched-capacitor doubler is discussed in Appendix A.
III. THE CONTROL SCHEME OF THE PROPOSED CONVERTER
Pulse-width modulation plus phase angle shift (PPAS) is used as the control scheme in the proposed converter. The current doubler port is plotted in Fig. 4(a) . An interleaved boost converter is employed in the current doubler port shown in Fig.  4(a) , which is the front part of the proposed converter shown in the left dashed block in Fig. 1(a) . Where, V bus is equal to V Cc , ν p is the phase voltage difference between the leg BB 1 and the leg BB 2 . Steady-state waveforms of the control scheme are described in Fig. 4(b) . Where, D is duty cycle of the switches S 2 and S 4 , and Ts is the switching period. It is noted that the phase angle between BB 1 and BB 2 is kept at a constant 180° to reduce the current ripple. D is employed as the only control freedom to achieve output voltage regulation. Once D is adjusted during a selected range, the phase voltage difference ν p will vary correspondingly, as shown in Fig. 4(b) . Hence, the transformer can be inserted into the primary side (point A and point B) and the switched-capacitor circuit (point C and point D), as shown in Fig. 1 , to realize output voltage regulation. The relationship between the duty cycle, the transformer turns ratio N and the voltage conversion is derived in the next section.
IV. PERFORMANCE ANALYSIS AND DESIGN CONSIDERATIONS OF THE CONVERTER

A. Voltage Gain Ratio
The volt-second balance law of L 1 during one switching period determines the relation between V in and V Cc as follows:
Then, formula (22) can be derived as:
The volt-second balance law of L lk during one switching period provides the following relationship between the resonant capacitor average voltage V c1a and V o :
Where, T o is the resonant period. Hence, the average voltage of the resonant capacitor V c1a is obtained as:
Due to symmetry, V c1b is equal to V c1a . The average value V c1a is equal to the amplitude of ν s , and the amplitude of ν p is equal to V Cc . Therefore, the relationship between the clamp capacitor voltage and the output voltage can be written as:
By combining (22) and (26), the relationship between the input voltage V in and the output voltage V o can be derived as:
B. Resonant Capacitor
The 
Where, ω r is the critical angular resonant frequency. Therefore, the resonant capacitor C 1a must meet the following relationship:
The leak inductance is an inductive reactance by nature. If the leak inductance is too large, the output capability of the system will be influenced. Of course, this also influences the switching frequency, current and voltage stress of the resonant elements since it participants the resonance process. In practical transformer design, it is difficult for the real value of the leakage inductance to meet the theoretical value well and there is some deviation. Therefore, the switching frequency and the resonant capacitor are determined based on the leak inductance, which means that the switching frequency and resonant capacitor values will be adjusted with deviations of the leak inductance.
C. Input Current Ripple
Assuming that the boost inductors L 1 and L 2 have the same value L, the input-current ripple ΔI in of the photovoltaic cell is:
The maximum input current ripple ΔI in,max occurs at the duty ratio D= 2/3. The maximum input current ripple ΔI in,max is:
The current ripple of L 1 and L 2 is:
The maximum current ripple at the duty ratio D=0.5 is:
From (31) and (33), the maximum input current ripple is much less than that of i L1 and i L2 .
D. Topology Extension of the Proposed Converter
The proposed converter, composed of a current doubler and a quasi-resonant switched-capacitor circuit, can be extended to other converters. The first one is the extension on the primary port as shown in the left dashed block of Fig. 5(a)-5(c) , and the second one is the extension on the secondary port as show in the right dashed block of Fig. 5(a)-5(c) .
The current doubler is extended into the three types shown in Fig. 5(a)-(c) . The primary port of type I is an interleaved buck-boost converter. Unlike the proposed converter, the clamp capacitor is connected to the positive of the power source so that it can endure the lower voltage stresses of the clamp capacitor. However, a larger capacitance is required. Similarly, the primary port of type II is an interleaved buck-boost converter. However, the upper switches S 1 , S 3 are employed as main switches and V in is float. On the other hand, the primary port of type III is a current-fed half bridge converter. The current-fed DC-DC isolated converters, use fewer switches without an active clamp circuit.
The switched-capacitor circuit can be extended to attain a different voltage gain by adding or removing switched-capacitor cells as shown in the green block of Fig. 5(a)-(c) . In Fig. 5(a)-(c) , there are two switched-capacitor cells and 8 times the voltage of the transformer secondary winding can be reached in the output port. A general principle is that M switched-capacitor cells are employed and 4M times the voltage is obtained through the switched-capacitor circuit.
E. Performance Comparison
For conventional current-fed full-bridge converters [28] , to provide a current path for the input inductor, the duty cycle of the primary main switches should be greater than 0.5 under any load condition. Consequently, an additional start-up circuit should be designed to minimize the inrush current during the start-up process. Meanwhile, the primary current should flow through two primary switches in most of the operation states, which results in large switch conduction losses. In addition, the current stress of the input inductor is high due to its whole input current maintenance. Last, the magnetizing currents of the two inductors cannot be limited since this leads to a minimum output power level. However, the main-switch duty cycle of the proposed converter can vary from 0 to 1. When the duty cycle is lower than 0.5, the present converter may work in 
Switches TPDR
Turn ration of transformer at same duty cycle 1:4 1:1 1:1 the discontinuous current mode with a light load. As a result, the ZVS performance is lost because the leakage energy is not sufficient to discharge the energy stored in the parallel capacitor when the corresponding clamp switch turns off. In addition, a wide duty-cycle operation range is achieved in the proposed converter to remove the additional start-up circuit. Moreover, the current stress of the magnetizing inductors is decreased because of the large input current distribution in the two interleaved phases. Finally, the primary switch conduction loss is reduced. This is because the primary current only flows through one switch and the average current stress on the active-clamp switches is relatively low. In other words, the proposed converter is more suitable for high-efficiency, high step-up, and high-power-density dc/dc conversions when compared with the conventional current-fed full-bridge converters. The authors of [29] presented a topology that is similar to the proposed converter except for the reduced clamped-capacitor utilized in primary-side of the proposed converter. The main difference is the control strategy. This results in different operation principles for the two converters. They have some similar merits, such as soft switching realization for primary-side MOSFET switches and secondary-side diodes, few turn ration of the transformer, and a low output-voltage ripple. Due to the sawtooth-wave current through the switches and diodes for the converter in [29] , there is higher peak current when compared with the sine-wave current operation of the proposed converter at the same average output current. This means higher conduction losses in primary-side switches and in the secondary-side diodes for the converter in [29] .
A more detailed comparison between the conventional current-fed full bridge converter, the converter in [29] and the proposed converter is summarized in Introduce the concept of DPTR (device power total rating, which is equal to the current rating times the voltage rating) to descript the device cost.
F. Design Consideration
The 400-W design procedure of the proposed converter is shown here as an example. Some of the specifications of the prototype converter are set first: 4 , in addition to making sure the switching frequency is lower than the resonant frequency, other relations need to be satisfied:
Where, T o is resonant period. Here, set f o =80KHz.
2) Resonant Capacitor:
The resonant capacitance value should meet (29) , and it should be chosen according to the voltage ripple [26] [27] . A detailed derivation is discussed in Appendix A:
Where, C 1 is resonant capacitor value. The value of the voltage ripple is determined by the output current, the resonant capacitance value and the switching frequency. The capacitor voltage ripple should be smaller than the average voltage 
V. SIMULATION AND EXPERIMENTAL RESULTS
The specifications for the simulation are shown in Table IV. A prototype of the proposed converter plotted in Fig. 1 is implemented. The prototype is operated with the parameters shown in Table V .
The saber simulation waveforms of the proposed converter are shown in Fig. 6 . The simulation waveforms verify the principle of the proposed converter and the feasibility of the operation is validated. Fig. 7 shows the ZCS realization of the rectifier diodes. In Fig. 7(a) , i D1 and i D2 decrease to zero before the diodes D 1 , D 2 are reverse biased, and D 1 , D 2 achieve ZCS turn-off. Analogously, D 3 , D 4 achieve ZCS turn-off as shown in Fig.  7(b) . From the waveforms, it is noted that the reverse-recovery problem has been removed. Fig. 8 shows the voltage and current waveforms across the primary/secondary windings of the transformer. The primary/secondary winding currents agree with the theoretical analysis and the primary voltage spike is suppressed partly due to the clamp capacitor. A high frequency resonance occurs as shown in Fig. 8(a) because of the parasitic capacitor of the transformer. This will kill the system efficiency. Fig. 9 shows the input/output characteristic of the proposed converter. The ripple of the input current is reduced greatly as shown in Fig. 9(a) . Due to the symmetrical duty cycle of the switches S 2 , S 4 , the two boost inductors work in an interleaved way to be charged or discharged, and the input current is almost ripple free. Fig. 9(b) shows the input/output voltage and the current waveforms together. The output voltage drops to 188V from the theoretical 200V under the open loop control due to the output impedance. The voltage drop includes the device (MOSFETs and rectifier diodes) drop voltage and the transformer voltage drop. It is noted that the output voltage is almost ripple free due to the alternate charging and discharging of the output capacitors. Fig. 10 shows the voltage of the switched-capacitors. V c1a and V c1b are the dc voltages with a sinusoidal ripple determined by the resonant parameters and load as calculated in (34)(35), V c2a and V c2b have relatively large capacitances. As a result, the voltage is basically constant. In theoretical calculation, V c2a = V c2b =100V. theoretical waveforms. It should be mentioned that ZVS turn-on/off is realized for the switch S 3 .
With the selected parameters, the estimated power loss distribution is calculated and summarized in Fig.12 . The loss includes the main switches conduction loss P Input_MC , the main switches switching loss P Input_MS , the clamp switches conduction loss P Input_C , the input-side boost inductors conduction loss P Input_L , the output-side diodes conduction loss P Output_D , the magnetic core loss of the transformer P Mag_Core , the primary copper loss of the transformer P MagPri_Co , and the secondary copper loss of the transformer P MagSec_Co . It can be found that The main switches conduction loss and the primary copper loss of the transformer are dominant due to a high primary current. In addition, the output diodes conduction loss covers a relative breakdown because of the relative high forward voltage of the diodes. Since the diodes are turned off at ZCS, it is better to utilize diodes with a lower forward voltage to promote system efficiency.
The measured efficiency of the proposed converter under all load conditions is presented in Fig.13 . The maximum efficiency is over 94.79% at a 300-W load. Due to ZCS realization for all of the rectifier diodes and ZVS turn-off/turn-on realization for the auxiliary switches S 1 , S 3 . The efficiency of the proposed converter is high but relatively low at a light load since the basic loss weight increases in the whole power range.
VI. CONCLUSION
This paper presents a high step-up DC-DC converter for photovoltaic power systems. The characteristic of the proposed converter can be summarized as follows:
1) The diodes are turned off at ZCS to solve the reverse-recovery problem and the maximum voltage stress of the rectifier diodes is reduced to one half of the output voltage.
2) The symmetrical structure of the switched-capacitor circuit results in an output voltage ripple reduction because the ripples on the charging capacitor and discharging capacitor cancelled each other out.
3) The double boost inductors are operated in an interleaved way to minimize the input current ripple. 4) The voltage spike of the MOSFETs is suppressed by an active clamp circuit. 5) The leakage of the two-winding transformer is shared by two resonant loops to reduce the complexity of the transformer. 6) The PPAS control strategy is employed in the proposed converter to control the output voltage.
APPENDIX
Without a loss of generality, the following assumptions are made: all of the switches are desirable and no conduction resistance is considered. The input voltage source is desirable, constant and has no internal impedance. The capacitor ESR is zero. Assuming that C 1a =C 1b =C 1 and C 2a =C 2b =C 2 , the state equations of the simplified equivalent circuit shown in Fig. 1 are derived: State I [t 1 , t 3 ]: From the waveforms shown in Fig. 14 , the resonance starts at t 1 , and stops at t 3 . 
